

**EV077327389**

**EV318285859**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

**APPLICATION FOR LETTERS PATENT**

\* \* \* \* \*

**Semiconductor Processing Methods Of Forming A  
Contact Opening To A Conductive Line And  
Methods Of Forming Substrate Active Area  
Source/Drain Regions**

\* \* \* \* \*

**INVENTOR**

**Werner Juengling**

**ATTORNEY'S DOCKET NO. MI22-489**

**EL054830329**

## TECHNICAL FIELD

This invention relates to semiconductor processing methods of forming integrated circuitry and in particular, to methods of forming complementary metal oxide semiconductor (CMOS) circuitry. The invention also relates to semiconductor processing methods of forming a contact opening to a conductive line.

## BACKGROUND OF THE INVENTION

High density integrated circuitry is principally fabricated from semiconductor wafers. An MOS (metal-oxide-semiconductor) structure in semiconductor processing is created by superimposing several layers of conducting, insulating and transistor forming materials. After a series of processing steps, a typical structure might comprise levels of diffusion, polysilicon and metal that are separated by insulating layers. Upon fabrication completion, a wafer contains a plurality of identical discrete die areas which are ultimately cut from the wafer to form individual chips. Die areas or cut dies are tested for operability, with good dies being assembled into separate encapsulating packages which are used in end-products or systems.

CMOS is so-named because it uses two types of transistors, namely an n-type transistor (NMOS) and a p-type transistor (PMOS). These are fabricated in a semiconductor substrate, typically silicon, by using either negatively doped silicon that is rich in electrons or positively doped silicon that is rich in holes. Different dopant ions are

utilized for doping the desired substrate regions with the desired concentration of produced holes or electrons.

NMOS remained the dominant MOS technology as long as the integration level devices on a chip was sufficiently low. It is comparatively inexpensive to fabricate, very functionally dense, and faster than PMOS. With the dawning of large scale integration, however, power consumption in NMOS circuits began to exceed tolerable limits. CMOS represented a lower-power technology capable of exploiting large scale integration fabrication techniques.

Fabrication of semiconductor circuitry includes numerous processing steps in which certain areas of a semiconductor substrate are masked while other areas are subjected to processing conditions such as various etching steps and doping steps. In an effort to optimize semiconductor processing, efforts in the industry have been focused on reducing the number of processing steps in any particular processing flow. Reducing the number of processing steps required in a particular processing flow saves valuable processing time and subjects the wafer to less risk of destruction.

In typical CMOS processing, separate photomasking processing steps are utilized to both open up contact openings to conductive lines formed over the substrate, as well as to expose substrate active areas into which dopants or conductivity changing impurity were to be added. Such separate processing of course adds to processing time and effort. It is desirable to reduce the number of required processing steps

1 associated with forming integrated circuitry. It is also desirable to  
2 improve upon current semiconductor processing techniques.

3 This invention arose out of concerns associated with reducing the  
4 number of processing steps required to produce integrated circuitry in  
5 particular CMOS circuitry. This invention also grew out of concerns  
6 associated with improving formation of PMOS active area diffusion  
7 regions associated with CMOS circuitry.

### 8 9 SUMMARY OF THE INVENTION

10 In one aspect, the invention provides a method of forming a  
11 contact opening to a conductive line. In one preferred implementation,  
12 an etch is conducted to form a contact opening to a conductive line  
13 which overlies a substrate isolation area. The same etch also,  
14 preferably, outwardly exposes substrate active area to accommodate  
15 source/drain doping. In another preferred implementation, desired  
16 PMOS regions over a substrate into which p-type impurity is to be  
17 provided are exposed while a contact opening is contemporaneously  
18 formed to at least one conductive line extending over substrate isolation  
19 oxide. In another preferred implementation, a contact opening to a  
20 conductive line over a substrate and an opening to a laterally spaced  
21 substrate active area are formed in a common masking step.

22 In another preferred implementation, desired PMOS active areas  
23 over a substrate are exposed and p-type impurity to a first  
24 concentration is provided into desired exposed areas. Such preferably

1 defines at least a portion of source/drain regions to be formed. A  
2 masking layer is formed over the substrate and subsequently patterned  
3 and etched to form openings over desired source/drain regions. P-type  
4 impurity is then provided through the openings and into the source/drain  
5 regions to a second concentration which is greater than the first  
6 concentration.

### 7 8 BRIEF DESCRIPTION OF THE DRAWINGS

9 Preferred embodiments of the invention are described below with  
10 reference to the following accompanying drawings.

11 Fig. 1 is a cross-sectional view of a semiconductor wafer fragment  
12 at one processing step in accordance with the invention.

13 Fig. 2 is a cross-sectional view of the Fig. 1 semiconductor wafer  
14 fragment at a processing step subsequent to that shown by Fig. 1.

15 Fig. 3 is a cross-sectional view of the Fig. 1 semiconductor wafer  
16 fragment at a processing step subsequent to that shown by Fig. 2.

17 Fig. 4 is a cross-sectional view of the Fig. 1 semiconductor wafer  
18 fragment at a processing step subsequent to that shown by Fig. 3.

19 Fig. 5 is a cross-sectional view of the Fig. 1 semiconductor wafer  
20 fragment at a processing step subsequent to that shown by Fig. 4.

21 Fig. 6 is a cross-sectional view of the Fig. 1 semiconductor wafer  
22 fragment at a processing step subsequent to that shown by Fig. 5.

23 Fig. 7 is a cross-sectional view of an alternate conductive line  
24 construction made in accordance with the invention.

Fig. 8 is a cross-sectional view of the Fig. 1 semiconductor wafer fragment at an alternate processing step subsequent to that shown in Fig. 3.

Fig. 9 is a cross-sectional view of the Fig. 8 semiconductor wafer fragment at a processing step subsequent to that shown by Fig. 8.

Fig. 10 is a cross-sectional view of the Fig. 8 semiconductor wafer fragment at a processing step subsequent to that shown by Fig. 9.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

This disclosure of the invention is submitted in furtherance of the constitutional purposes of the U.S. Patent Laws "to promote the progress of science and useful arts" (Article 1, Section 8).

Referring to Fig. 1, a semiconductive substrate in process is indicated generally with reference numeral 10. Preferably, such is comprised of a bulk monocrystalline silicon substrate 11 having various layers deposited or otherwise formed thereover. In the context of this document, the term "semiconductive substrate" is defined to mean any construction comprising semiconductive material, including, but not limited to, bulk semiconductive materials such as a semiconductive wafer (either alone or in assemblies comprising other materials thereon), and semiconductive material layers (either alone or in assemblies comprising other materials). The term "substrate" refers to any supporting structure, including, but not limited to, the semiconductive substrates described above.

Semiconductive substrate 10, in the illustrated and preferred embodiments is undergoing processing in which CMOS circuitry is formed. Accordingly, an n-well 12 is provided within substrate 11 for supporting the formation of PMOS circuitry and comprises PMOS active area region 14 within PMOS region 15. Corresponding NMOS circuitry is depicted by reference numeral 16 and comprises a conductive line 24 in the illustrated cross section. Line 24 is operatively connected to corresponding NMOS active area regions which are not specifically shown.

Typically, active area regions such as PMOS active area region 14 include at least one conductive line 22 which extends thereover and provides a gate line stack for MOS transistors to be subsequently formed. According to one aspect of the invention, lines 22 and 24 comprise conductive gate or word lines which overlie one or more field isolation regions, areas or field oxide regions such as regions or areas 26 which extend into and out of the page. Other conductive lines, and ones which do not necessarily extend over the to-be-described PMOS and NMOS active areas can undergo processing in accordance with the invention, as will become apparent below.

In accordance with one preferred methodical aspect of the invention, desired PMOS active area regions 14 are exposed over semiconductive substrate 10 while a contact opening to at least one conductive line is formed. Preferably, the PMOS region is exposed and the contact opening is formed using a common masking step. This is

1 advantageous because at least one masking step can be eliminated in  
2 the process flow.

3 Conductive line 22 includes a gate oxide layer 28 atop which a  
4 polysilicon layer 30, a silicide layer 32 and a protective nitride  
5 containing cap or capping layer 34 are formed. Sidewall spacers 36 are  
6 preferably formed from a suitable nitride material and overlie sidewalls  
7 of the gate line. Together, nitride cap 34 and sidewall spacers 36 form  
8 a protective nitride encapsulation layer over conductive gate line 22.  
9 Conductive line 24 is preferably formed contemporaneously with  
10 conductive line 22. Accordingly, it as well comprises gate oxide  
11 layer 28, polysilicon layer 30, silicide layer 32, protective nitride  
12 containing cap or capping layer 34 and protective sidewall spacers 36.  
13 As with conductive line 22, nitride containing cap or capping layer 34  
14 together with sidewall spacers 36 form a protective nitride encapsulation  
15 layer over conductive line 24. For purposes of ongoing discussion,  
16 conductive lines 22, 24 comprise a plurality of layers which were  
17 previously formed over semiconductive substrate 10, and subsequently  
18 etched to form or produce the conductive lines. The illustrated and  
19 preferred conductive lines have respective conductive line tops 35 over  
20 which the protective nitride material 34 is formed.

21 Referring still to Fig. 1, a thin layer of oxide 38 is formed  
22 preferably through decomposition of tetraethylorthosilicate (TEOS). An  
23 oxide layer 40, preferably borophosphosilicate glass (BPSG), is formed  
24 thereover.



Referring to Fig. 2, layer 40 is planarized, as by suitable mechanical abrasion of semiconductive substrate 10. An example mechanical abrasion process is chemical-mechanical planarization. Other planarization techniques are of course possible.

Referring to Figs. 3 and 4, a layer of photoresist 42 is formed over semiconductive substrate 10 (Fig. 3) and subsequently patterned (Fig. 4) to form or define a doping window 44 over PMOS active region 14, and a contact opening 46 over conductive line 24. In the illustrated and preferred embodiment, doping window 44 has a first open lateral width dimension  $W_1$  and contact opening 46 has a second open lateral width dimension  $W_2$ . Second open lateral width dimension  $W_2$  is less than the first open lateral width dimension  $W_1$ .

Referring to Fig. 5, and in the illustrated common masking step, oxide layers 40 and 38 are etched downwardly to outwardly expose PMOS active area region 14, and more specifically, to expose PMOS active areas into which p-type impurity is to be provided. In the same step, contact opening 46 is formed or etched over conductive line 24 overlying the field isolation region 26. As shown, the etch forming contact opening 46 will typically remove at least some of the nitride material forming nitride cap 34 and hence outwardly expose a portion of silicide layer 32 thereunder. Accordingly, the etch also removes the nitride cap over conductive gate line 22 and etches spacers 36 downwardly as shown. At this point, enough of the oxide layer over the substrate active area has typically been removed to outwardly expose

desired source/drain regions and accommodate doping of the source/drain regions with p-type impurity adjacent gate line 24.

According to one aspect of the invention, the contact opening is formed and the substrate active area is exposed utilizing one anisotropic etch which preferably etches oxide material and nitride material at substantially the same rate. Alternately, two separate etches can be used to expose the substrate active area. An exemplary etch can be a first anisotropic dry etch followed by a wet etch. Other etching regimes are of course possible.

Referring still to Fig. 5, and at a processing point where the illustrated patterned photoresist is still in place over the substrate, p-type impurity is provided into the substrate to form diffusion regions 48. As provided, diffusion regions 48 define at least portions of desired doped source/drain regions. Suitable p-type dopants include boron,  $\text{BF}_2$ , and the like. Such doping of regions 48 can be carried out, for example, by ion implantation. One preferred method is angled ion doping at some significant angle from vertical (i.e. between about  $0^\circ$  and  $45^\circ$ ), with substrate 10 being rotated during such doping. Other angles are possible. Such angled ion doping results in little, if any, dopant reaching the exposed portion of conductive line 24. This is because the lateral width of doping window 44 provides a much larger target area than the relatively narrow lateral width of the contact opening 46 over conductive line 24.

Alternately and more preferred, the patterned photoresist 42 is stripped as shown in Fig. 6 prior to forming diffusion regions 48. A preferred doping technique in such instance is gas chemical diffusion. One advantage of gas chemical diffusion over the above described ion implantation is the formation of shallower junctions having heavier surface doping. Shallower junctions are advantageous because less lateral diffusion occurs during downstream heat processing of the substrate. Heavier surface doping is advantageous because such desirably reduces contact resistance when contacts are subsequently formed or made to such regions. Accordingly, such provides an example of forming PMOS source/drain regions over semiconductive substrate 10 in the absence of any photoresist over NMOS regions of the substrate. Such can however result in provision of PMOS dopant within a portion of the lateral width of line 24 and particularly silicide layer 32. Any conductivity change resulting from the introduction of dopant into silicide layer 32 is, to a desirable extent, mitigated by the narrower width of opening 46 as compared to the lateral width of line 24 itself. Accordingly, circuit operability is maintained.

Alternately, processing the substrate in accordance with the above-described approach could also be used to effect formation of NMOS source/drain regions over a substrate in the absence of any photoresist over PMOS regions of the substrate.

Referring to Fig. 7, an alternate conductive line and/or gate stack 50 is shown. Such construction can be used to mitigate the

1 above-described etch into silicide layer 32 of conductive line 24 (Figs. 5  
2 and 6) when the doping window and contact opening 46 are formed.  
3 In the figure, like elements have been similarly designated. Accordingly,  
4 line 50 comprises a conductive portion atop a gate oxide layer 28. The  
5 conductive portion comprises polysilicon layer 30 and silicide layer 32  
6 thereatop. Line 50 also includes a protective portion or capping  
7 layer 51 formed over the conductive portion. According to a preferred  
8 aspect of the invention, the protective portion includes a nitride  
9 layer 52 deposited to a thickness of around 300 Angstroms, and an  
10 oxide layer 54 elevationally outwardly of and atop the nitride layer.  
11 Layer 54 can be provided by suitable decomposition of TEOS, with an  
12 example thickness for layer 54 being around 200 to 600 Angstroms. A  
13 nitride encapsulation material 56 is subsequently provided or formed  
14 over the conductive line. Hence when contact opening 46 is formed as  
15 described above, at least some of the nitride encapsulation material 56  
16 and some of the protective portion, including upper oxide portion 54  
17 are removed. Preferably, such removed portions leave behind enough  
18 of nitride layer 52 to provide a protective cap or cover over the  
19 conductive line. One manner of forming contact opening 46 which  
20 capitalizes on such alternate conductive line is to first etch or otherwise  
21 remove a portion of nitride encapsulation material 56 substantially  
22 selective to oxide portion 54, and then to remove at least a portion of  
23 oxide portion 54 substantially selective to nitride layer 52. Such leaves  
24 at least some of nitride layer 52 over silicide layer 32 which desirably

1 shields the underlying conductive portion of line 50 during the p-type  
2 doping described above.

3 The above described methodology enables contemporaneous  
4 formation of a contact opening to at least one conductive line and  
5 exposure of desired substrate active regions or areas into which dopants  
6 or impurities are to be provided. According to a preferred aspect of  
7 the invention, the desired substrate active areas comprise PMOS active  
8 areas which form part of a CMOS integrated circuit. According to  
9 another preferred aspect of the invention, the contact opening is formed  
10 to a conductive line which includes a portion which extends over  
11 substrate active area and which provides a conductive gate or word line  
12 thereto. In one implementation, such conductive line overlies a field  
13 isolation region and extends laterally away therefrom and over a  
14 substrate active area. Such process represents an improvement over  
15 previous processes in at least the following ways. First, a masking step  
16 can be eliminated. Second, a heavier p-type doping step is conducted  
17 much later in the processing flow which minimizes undesired thermally-  
18 effected diffusion of p+ regions, as such are not subjected to as much  
19 thermal processing as if such were formed earlier in the process.  
20 Third, gas phase doping can take place to form desired substrate  
21 diffusion regions instead of the above-described ion implantation.

22 Referring to Figs. 8-10, a process methodology is described which  
23 is advantageous in that such lowers contact resistance for subsequently  
24 formed contacts to p+ diffusion regions. Like numbers from the first

described embodiment are utilized where appropriate, with differences being indicated with the suffix "a" or with different numerals. Such process provides a better "off" state for PMOS transistors by minimizing lateral spread of the high concentration of the p+ material in PMOS source/drains. Such greatly reduces the risk of current leakage beneath the gates in channel regions.

Semiconductive substrate 10a is shown in Fig. 8 at a processing step before layers 38 and 40 are deposited in Fig. 3. A photoresist layer 42a is formed over substrate 10a.

Referring to Fig. 9, photoresist layer 42a is suitably patterned to define a doping window 44a over PMOS active area 14 and not the above described contact opening 46 (Fig. 4). P-type impurity is provided into exposed substrate source/drain active area regions to a first concentration. A suitable concentration of p-type impurity is between about  $1 \times 10^{18} \text{cm}^{-3}$  and  $1 \times 10^{20} \text{cm}^{-3}$ . Such defines p-type diffusion first regions 58. Thereafter, photoresist layer 42a is removed and layers 38a and 40a can be deposited and planarized as in Fig. 3.

Referring to Fig. 10, a masking layer 60 is formed over the substrate and subsequently layers 40a and 38a are patterned and etched to form openings 62, 64 over diffusion first regions 58. Such etch may advantageously be the same etch which opens up contact opening 46 (Fig. 4) to conductive line 24. Openings 62, 64 are smaller in cross-section than the diffusion regions over which such are formed. P-type impurity is then provided through openings 62, 64 to a second

1 concentration which is greater than the first concentration. An  
2 exemplary concentration of p-type impurity is between  $1 \times 10^{20} \text{cm}^{-3}$   
3 and  $5 \times 10^{20} \text{cm}^{-3}$ . Such forms p-type diffusion second regions 66 which  
4 constitute at least a portion of the source/drain regions. The remainder  
5 of the processing to form the desired circuitry can take place in  
6 accordance with practices understood and appreciated by those of skill  
7 in the art.

8 In compliance with the statute, the invention has been described  
9 in language more or less specific as to structural and methodical  
10 features. It is to be understood, however, that the invention is not  
11 limited to the specific features shown and described, since the means  
12 herein disclosed comprise preferred forms of putting the invention into  
13 effect. The invention is, therefore, claimed in any of its forms or  
14 modifications within the proper scope of the appended claims  
15 appropriately interpreted in accordance with the doctrine of equivalents.  
16  
17  
18  
19  
20  
21  
22  
23  
24